

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

pplication Serial No
Filing Date October 21, 1999
Inventor Werner Juengling
Assignee Micron Technology, Inc.
Group Art Unit
Examiner H. Tsai
Attorney's Docket No
Title: Semiconductor Processing Methods of Forming Devices on a Substrate, Forming
Device Arrays on a Substrate, Forming Conductive Lines on a Substrate, and
Forming Capacitor Arrays on a Substrate, and Integrated Circuitry

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Reference - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the reference listed on the attached Form PTO-1449. No admission is made regarding whether the submitted reference is prior art.

Citation of this reference is respectfully requested.

Respectfully submitted,

Frederick M. Fliegel, Ph.D.

Reg. No. 36,138 Wells St. John P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3828 (509) 624-4276

